		Notice of References Cited	Application/Control No. 09/760,405	Applicant(s)/Patent Under Reexamination NIE, XIAONING	
			Examiner Aimee J. Li	Art Unit 2183	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Hirata, Hiroaki; Kimura, Kozo; Nagamine, Satoshi; Mochizuki, Yoshiyuki; Nishimura, Akio; Nakase, Yoshimori; and Nishizawa, Teiji. "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads". ACM: ©1992. Pages 136-145.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office
PTO-892 (Rev. 01-2001)   **Notice of References Cited**   Part of Paper No. 20070518